

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
APPLICATION FOR UNITED STATES LETTERS PATENT

Title:

| |
|---------------------------------------------------------------------|
| METHOD FOR MANUFACTURING CONTACT PLUGS FOR SEMICONDUCTOR DEVICES |
|---------------------------------------------------------------------|

Pan Ki Kwon

#104-104 Dongnam Apt., 620-17
Sinhae-ri, Ganam-myeon,
Yeoju-gun, Gyeonggi-do 469-880
Korea

Sang Ick Lee

#704-1901 Hyundai 7-cha Apt., 753
Ami-ri, Bubal-eup, Icheon-si,
Gyeonggi-do 467-860
Korea

METHODS FOR MANUFACTURING CONTACT PLUGS FOR SEMICONDUCTOR DEVICES

BACKGROUND

5 Technical Field

Methods for manufacturing contact plugs of a semiconductor device are disclosed. More specifically, the disclosed methods form a stable landing plug poly (LPP) by performing a chemical mechanical polishing (CMP) process of an interlayer insulating film and a polysilicon layer, which is a plug material, by using an acidic
10 slurry containing an oxidizer to minimize any "dishing phenomenon" associated with oxide films and polysilicon layers.

Description of the Related Art

In order to provide a small, high capacity, and highly integrated semiconductor device, after formation of transistor, a bit-line and a capacitor of a semiconductor
15 device, formation process of contact plug must be performed, which can be electrically connected to each device, i.e. the transistor, bit-line and capacitor.

In general, when the formation process of a contact plug is performed, a planarization process must be performed by polishing multiple layers simultaneously by using single slurry to form a contact plug having a high aspect ratio.

20 However, when the multi-layered films are polished only using the single slurry, each layer is polished at a difference polishing speed because each layer has a different polishing selectivity ratio. As a result, step differences are generated among the layers and, consequently, it is difficult to apply subsequent refinement processes.

Particularly, step differences are more intensely generated at interlayer
25 insulating films that polished at higher polishing speeds than other layers. Also, by-products of each layer generated in the polishing process and abrasive residuals of the slurry fill an upper portion of the interlayer insulating film. As a result, defects such as bridges between plugs of a device are generated.

Figs. 1a through 1d illustrate conventional methods for manufacturing contact
30 plugs of semiconductor devices schematically.

Referring to Fig. 1a, a trench-type device isolating film 12 defining an active region is formed on a silicon substrate 11. And, a wordline conductive layer (not shown) and a hard mask film (not shown), i.e., nitride film, are formed on a cell region

of the substrate 11, and sequentially etched. As a result, a wordline pattern 16 where a hard mask pattern 14 is formed on a wordline conductive layer pattern 13 is formed.

Referring to Fig. 1b, a spacer 15 is formed on a side of the wordline pattern 16. An interlayer insulating film 17 is formed on the entire surface of the resultant structure.

Referring to Fig. 1c, the interlayer insulating film 17 is selectively etched using a landing plug contact mask (not shown) to form a contact hole (not shown) for a plug.

After a polysilicon layer (not shown) is deposited on the entire surface of the resultant structure including the contact hole (not shown) for a plug, a polishing process is performed using the interlayer insulating film 17 as an etching barrier film to deposit a polysilicon layer 18 at the contact hole for a plug.

Referring to Fig. 1d, a CMP process is performed by using a general basic CMP slurry for oxide film on the entire surface of the polysilicon layer 18 and the interlayer insulating film 17 until the hard mask pattern 14 is exposed to form a plug poly 19.

The basic slurry used in the above CMP process is a conventional CMP slurry for oxide films having a pH ranging from 8 to 12 and which includes an abrasive such as colloidal or fumed SiO_2 , or Al_2O_3 .

Generally, slurries having these similar polishing speeds between multiple layers must be used to remove multi-layered films. However, since a conventional polishing process is performed using a basic slurry for an oxide film, the polishing selectivity ratio of the interlayer insulating film and the polysilicon layer is higher than that of the hard mask film, and the polishing selectivity ratio of the interlayer insulating film is higher than that of the polysilicon layer. As a result, the interlayer insulating film has the highest polishing speed.

When the CMP process is performed to form a landing plug poly until the hard mask insulating film formed of a nitride film is exposed, severe "dishings(21a, 21b)" are generated on the interlayer insulating film and the polysilicon layer as shown in Fig. 2a. A dishing 20b on the interlayer insulating film having the higher polishing selectivity ratio is more severely generated than a dishing 20a on the polysilicon layer.

The dishing of the interlayer insulating film requires an additional deposition process of other oxide films to prevent topology of the film from being transformed in a subsequent process. The polishing residuals resulting from the CMP process fill an upper portion of the interlayer insulating film as a result of the dishings 21a and 21b. Thus, as shown in Fig. 2b defects 22 of the landing plug poly are generated because the

residuals are not removed in a subsequent cleaning process. These defects form bridges between contact plugs in a subsequent contact process, thereby degrading yield, characteristics and reliability of a device. Thus, it is difficult to embody high integration of the device.

5

SUMMARY OF THE DISCLOSURE

Methods for manufacturing contact plugs of semiconductor devices disclosed where the dishing phenomenon associated with polishing of multiple layer films is minimized by using a CMP slurry for oxide film having similar selectivity to each layer.

BRIEF DESCRIPTION OF THE DRAWINGS

10

Figs. 1a through 1d schematically illustrate conventional methods for manufacturing contact plugs of semiconductor devices.

Figs. 2a and 2b are SEM photographs showing plan and cross-sectional views of the conventional contact plug of Fig. 1d.

15

Figs. 3a through 3d schematically illustrate disclosed methods for manufacturing contact plugs of semiconductor devices in accordance with this disclosure.

Figs. 4a and 4b are SEM photographs illustrating top-view and cross-sectional of the contact plug of Fig. 3c.

20

Figs. 5a and 5b are SEM photographs showing plan and cross-sectional views of the contact plug of Fig. 3d.

Fig. 6 is a graph illustrating a polishing speed when a thin film is polished on a wafer using the disclosed CMP slurry.

DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENTS

25

A method for manufacturing a contact plug of a semiconductor device is disclosed. The disclosed method for manufacturing a contact plug of a semiconductor device comprises:

forming a wordline pattern having a sequentially stacked structure of a wordline conductive material and a hard mask nitride film on a semiconductor substrate;

30

forming a nitride film spacer on a side of the wordline pattern;

forming a planarized interlayer insulating film on the wordline pattern;

etching the interlayer insulating film until the substrate is exposed, to form a contact hole;

forming a polysilicon layer on the surface of the interlayer insulating film where

the contact hole is formed; and

performing a chemical mechanical polishing (CMP) process on the polysilicon layer and the interlayer insulating film using an acidic CMP slurry for oxide film having a pH ranging from 2 to 7 containing an oxidizer until the hard mask nitride film is exposed.

The oxidizer includes hydrogen peroxide (H_2O_2), periodic acid (H_2IO_6), ferric nitrate [$\text{Fe}(\text{N}_3\text{O}_9)$], or combinations thereof. H_2O_2 is Preferably used for the oxidizer. The oxidizer is present in an amount ranging from 1 to 40 vol%, more preferably from 20 to 30 vol%, based on the CMP slurry.

The acidic slurry includes a pH ranging from 2 to 5 and comprises an abrasive selected from the group consisting of silica (SiO_2), ceria (CeO_2), zirconia (ZrO_2), alumina (Al_2O_3), and combinations thereof. The abrasive is present in an amount ranging from 10 to 50 wt%, more preferably from 25 to 35 wt%, based on the CMP slurry.

Generally, an alkali slurry having a pH ranging from 10 to 13 is conventionally used for a slurry for oxide film. Since the alkali slurry includes a plurality of OH^- groups, a dishing phenomenon is generated on oxide films due to their chemical decomposition during a CMP process.

However, the disclosed acidic slurry for oxide films may prevent chemical decomposition of oxide films because it includes more H^+ groups than OH^- groups.

Since the disclosed acidic slurry for oxide films has a lower polishing selectivity ratio to polysilicon layers than that of the oxide film, the disclosed acidic slurry comprises an oxidizer to improve a polishing selectivity ratio to polycrystalline substances.

It is preferable that the polysilicon layer is formed using one selected from the group consisting of P-doped amorphous silicon film, P-doped polysilicon film, P-doped epitaxial silicon film, and combinations thereof.

The disclosed manufacturing method will be described in detail with reference to the attached drawings.

Figs. 3a through 3d schematically illustrate disclosed methods for manufacturing contact plugs of semiconductor devices in accordance with this disclosure.

Referring to Fig. 3a, a trench-type device isolating film 32 defining an active region is formed on a silicon substrate 31. And, a wordline conductive layer (not

shown) and a hard mask film (not shown), i.e., nitride film, are formed on a cell region of the substrate 31, and sequentially etched. As a result, a wordline pattern 36 where a hard mask pattern 34 is formed on a wordline conductive layer pattern 33 is formed.

It is preferable that the hard mask film composes of nitride film, and the
5 wordline conductive layer composes a SiON or organic bottom ARC layer.

Referring to Fig. 3b, a spacer 35 is formed on a side of the wordline pattern 36. A planarized interlayer insulating film 37 is formed on the entire surface of the resultant structure.

It is preferable that the insulating film spacer is formed using a nitride film, and
10 the interlayer insulating film is composed of insulating materials having excellent fluidity such as a BPSG (borophosphosilicate glass) or a HDP (high density plasma) oxide film.

Referring to Fig. 3c, the interlayer insulating film 37 is selectively etched using a landing plug contact mask (not shown) to form a contact hole (not shown) for a plug.

After a polysilicon layer (not shown) is deposited on the entire surface of the
15 resultant structure including the contact hole (not shown) for a plug, a polishing process is performed using the interlayer insulating film 37 as an etching barrier film to deposit a polysilicon layer 38 at the contact hole (not shown) for a plug.

It is preferable that the polysilicon layer comprises a P-doped amorphous silicon
20 film, P-doped polysilicon film, P-doped epitaxial silicon film, or combinations thereof.

Here, the contact hole for a plug is preferably formed using a "T"-type landing plug poly (see Fig. 4a). And, in SEM photograph of Fig. 3c, it is shown that the poly for plug is formed on the contact region (see Fig. 4b).

Referring to Fig. 3d, a CMP process is performed by using the disclosed CMP
25 slurry for oxide film on the entire surface of the polysilicon layer 38 and the interlayer insulating film 37 until the hard mask pattern 34 is exposed. As a result, a plug poly 39 is formed.

It is understood that a contact plug having few damaged portions may be formed because dishings are scarcely generated on the cross-section of the plug poly formed
30 according to the disclosed manufacturing method (see Figs. 5a and 5b).

The disclosed acidic CMP slurry for oxide film will be described in more detail by referring to examples below, which are not intended to be limiting.

A. Preparation of the Disclosed Slurry

Preparation Example 1.

To a 94 wt% acidic CMP slurry for oxide film containing 30 wt% SiO₂ as an abrasive was added 6 wt% H₂O₂ with stirring. Then, the resulting mixture was further stirred for about 30 minutes until the mixture was completely mixed and stabilized. As a result, disclosed slurry was prepared.

B. Comparison of Polishing Speed in Layers using the Disclosed Slurry

Comparative Example 1.

A silicon layer was deposited on the entire surface of an interlayer insulating film including a contact hole for a plug. Then, a CMP process was performed on the silicon layer and the interlayer insulating film using conventional basic CMP slurry having no oxidizer until a hard mask nitride film is exposed.

The CMP process was performed by CMP equipment of an orbital system under a head pressure of 3 psi and a table revolution of 600 rpm.

Here, the thickness of the polished oxide film and the polished polysilicon layer was individually 2609 Å and 1821 Å in the first experiment, and 2620 Å and 1342 Å in the second experiment. The oxide film/polysilicon layer was shown to have a polishing selectivity ratio of 1.43 in the first experiment and of 1.95 in the second experiment, on the average of 1.69. As a result, it was understood that the oxide film was more rapidly polished than the polysilicon layer(see Fig. 6).

Example 1.

A silicon layer was deposited on the entire surface of an interlayer insulating film including a contact hole for a plug. Then, a CMP process was performed on the silicon layer and the interlayer insulating film using the disclosed CMP slurry obtained from Preparation Example 1 until a hard mask nitride film is exposed.

The condition of the CMP process was the same as that of Comparative Example 1.

As a result, the thickness of the polished oxide film and the polysilicon layer was individually 1437 Å and 5292 Å in the first experiment, and 1429 Å and 5684 Å in the second experiment. The oxide film/polysilicon layer was shown to have a polishing selectivity ratio of 0.25 in the first experiment and of 0.27 in the second experiment, on the average of 0.26. As a result, it was understood that the polysilicon layer was more rapidly polished than the oxide film (see Fig. 6).

As shown in the experiment results, when a CMP process is performed on an

oxide film and a polysilicon layer using disclosed acidic CMP slurry containing an oxidizer, the polysilicon layer has the more rapid polishing speed by two times or more than the oxide film. As a result, the polysilicon layer may be easily polished.

As discussed earlier, a contact plug where the dishing phenomenon is
5 minimized on an interlayer insulating film and a polysilicon layer can be formed via a CMP process using a disclosed acidic CMP slurry containing an oxidizer because the interlayer insulating film and the polysilicon layer have a reverse polishing selectivity ratio in a process for forming a plug poly comparing with CMP process using the conventional basic CMP slurry having no oxidizer. Accordingly, the degradation of
10 characteristics of a device can be prevented, which results in improvement of characteristics and reliability of a semiconductor device to manufacture highly integrated semiconductor device.